In-plane heterojunction tunnel field effect transistors based on monolayer transition metal dichalcogenides are studied by means of self-consistent non-equilibrium Green's functions simulations and an atomistic tight-binding Hamiltonian. We start by comparing several heterojunctions before focusing on the most promising ones, i.e WTe2-MoS2 and MoTe2-MoS2. The scalability of those devices as a function of channel length is studied, and the influence of backgate voltages on device performance is analysed. Our results indicate that, by fine-tuning the design parameters, those devices can yield extremely low sub-threshold swings (< 5mV/decade) and ION/IOFF ratios higher than 10 8 at a supply voltage of 0.3V, making them ideal for ultra-low power consumption.
Introduction
Power consumption is one the main limiting factors of progress in computing technologies, and the scaling of the power supply is the most effective approach to improve energy efficiency, as a ten-fold reduction in VDD results in a hundred-fold save in dynamic power [1] . However, maintaining a high ON/OFF current (ION/IOFF) with a lower power supply requires an extremely steep transition between the OFF and ON state of the device, which standard MOSFETs simply cannot provide due to their working mechanism. Thanks to their ability to yield subthreshold swings (SS) below the thermionic limit of 60 mV/dec at room temperature that constrains MOSFETs [1, 2] , Tunnel Field Effect Transistors (TFETs) are recognized [3] to be one of the most promising avenues for the aforementioned scaling of the power supply (VDD). However, since TFETs rely on a bandto-band tunneling (BTBT) mechanism, the current they provide in the ON-state is often several orders of magnitude lower than that of MOSFETs -depending on the length of the depletion region to be tunneled-which severely constrains the possible applications [4] . As will be detailed in Sec.3, thanks to the bandstructure properties of the heterostructures investigated, the TFETs presented in this study do not suffer from this drawback and the ION/IOFF ratios they present are actually higher than that of most MOSFETs. Encouraging experimental results have been reported in the case of Si and III-V semi-conductor based TFETs [5] [6] [7] [8] , but the use of bulk materials entails a high concentation of traps and a high roughness at the interface, as well as dangling bonds, which all contribute to increasing the SS [9] [10] [11] and therefore decreasing the device perfomance. Moreover, in bulk materials, the quantum confinement arising from the nanoscale of the device widens the band gaps and prevents the formation of a truly broken band-gap heterostructure [12] . It is not the case for heterojunctions of 2D materials where, as described later, strain effects can actually induce a broken gap, which is most convenient for TFET performance, in particular in terms of ION. Monolayer-based TFETs can be split into two categories : van der Waals TFETs, in which the monolayers are stacked vertically [13, 14] , and conventional "lateral" TFETs [15, 16] , in which the monolayers occupy the same plane. Several inplane 2D heterostructures have already been experimentally realized: from graphene-hBN [17] [18] [19] [20] to graphene-monolayer transition metal dichalcogenide (TMD) [18, 21] , to TMD-TMD [18, 22, 23] , and the growth and deposition techniques related to 2D materials are rapidly expanding and becoming more versatile. Because of the aforementioned inherent advantages they hold when compared to bulk materials and of the recent advances in the techniques related to their experimental deposition, we elected to use in-plane 2D material heterostructures in the TFETs investigated. The materials used are monolayer transition metal dichalcogenides: semi-conductors with band gaps ranging from ~1 to 2 eV. Those materials as well as their reaction to strain were modelled via the tight-binding (TB) model detailed in Sec. 2.
In this article, we present atomistic quantum simulations of electronic transport in in-plane heterojunction TFETs based on TMDs as well as a pure WTe2 TFET to be used as reference. Their transport characteristics (SS, ION/IOFF) are then compared in order to select the most promising heterojunctions, which will be studied further. Namely, the influence of design parameters (backgate voltages, channel length) on their performance will be evaluated.
The paper is organized as follows: in Sec. 2, the TB model and materials used are introduced, and the device structure and simulation methodology are described; in Sec. 3, the simulation results for the pure WTe2 TFET and all heterojunction TFETs are compared, while the most promising of these devices is studied further in Sec. 4. Finally, conclusions and future works are addressed in Sec. 5.
Device description and simulation methodology

Device description
All of the modelled TFETs share the same structure, which is shown in Fig.1 (WTe2-MoS2 heterojunction in this case). It features a monolayer TMD source, channel and drain, a 3.35 nm thick SiO2 buried oxide and a high-top-gate oxide of equivalent oxide thickness t oxe = 0.44 nm. In the case of the heterostructures, a first TMD acts as the source, while a second, different TMD is used in the channel and drain regions; the interface therefore lies between the source and the channel. Thanks to the 2D nature of the device, we can use backgates instead of chemical doping in order to control charge densities in the contacts, which allows for much more precise control over the behavior of the device and, contrary to chemical doping, does not introduce impurities in the material. Current flow through the device is controlled via a top-gate of length equal to the channel region.
Material modelling methodology
In this work, we consider five monolayer TMDs : MoS2, MoSe2, WSe2, MoTe2 and WTe2, modelled using an 11-band tight-binding model presented in [24] , in which the effect of strain on the electronic properties is taken into account. It is worth noting that while WTe2 and MoTe2 were not included in those studies, the same work has since been done with those materials in order to obtain the necessary TB parameters. In this TB model, all the relevant orbitals near the Fermi level -i.e the p orbitals for the chalcogen atoms and the d orbitals for metal atoms-are taken into account. The resulting TMDs are semi-conductors with direct band gaps ranging from 1.2 to 1.95 eV (see Fig. 2 ) located at the K-point of the Brillouin zone. Some relevant information regarding the pristine form of those materials can be found in Table 1 (the reported lattice parameters were taken from [25, 26] ). Most ab-initio studies [25] [26] [27] report lower band gaps for those materials because DFT notoriously underestimates band gaps [28] ; as mentioned in the original article presenting the model, GreenWannier calculations were performed to increase its accuracy, which explains the higher than average band gaps. In the case of heterojunction TFETs, some strain has to be applied to the materials in order to obtain lattice matching at the interface. Our TB model takes strain into account (see Appendix 1 for details), and therefore allows us to apply the necessary stress to the considered material and compute the resulting electronic properties. [25, 26] .
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LG MoTe2 MoS2 SiO2 Fig. 1. 3D sketch describing In the case of MoSe2-MoS2 and WSe2-MoS2 TFETs, a 4.26% tensile strain has to be applied to MoS2 in order to reach a lattice parameter of 3.32 Å (the same as the source material); in the case of the WTe2-MoS2 and MoTe2-MoS2 TFETs, a 5% tensile strain was applied onto MoS2, while a 5% compressive strain was applied to the source material, in order to reach a lattice parameter of 3.35 Å along the whole device. In similar systems (like WSe2-MoS2), it has been shown that the strain at the interface is relaxed over several tens of nanometers [29] . The lead-to-lead distance in the devices investigated being shorter than the relaxation length, we have assumed that the relaxation can be neglected, which makes the atomistic simulation of the full device computationally tractable. The effect of strain on the electronic properties of the considered TMDs (namely bad gap and alignment) is shown in Fig.2 (a), and more specifically on the band structure in the case of MoS2 and MoTe2 in Fig.2 (b). We can see that, in the case of the WTe2-MoS2 and MoTe2-MoS2 devices, the top of the source valence band (VB) is actually located at a higher energy than the bottom of the channel conduction band (CB) when we apply the necessary stress to reach lattice matching. Because TFETs rely on band-to-band tunnelling (BTBT), the alignment of the valence and conduction bands between the source and the channel region is paramount: it dictates the length of the depletion region the carriers will have to tunnel through to reach the channel, and therefore severely impacts the performance of the device (both SS and ON current). By lowering its CB by approximately 70 meV, applying the aforementioned 5% tensile strain on MoS2 is highly beneficial to the devices investigated. What is more, the 5% compressive strain on WTe2 and MoTe2 raises their VB by approximately 30 meV, so much so that they actually stand higher than the bottom of the MoS2 CB; this configuration is known as a "broken gap". As will be shown in Sec.3, this is hugely beneficial to the device performance and is ideal for TFET operation, making the depletion region almost non-existent. It is worth noting that spin-orbit coupling is not included in this work, but is expected to raise the XTe2 VB [30] , increasing the overlap between the source VB and channel CB, and therefore benefiting the performance of the device.
Hamiltonian creation
As mentioned before, the TB model considers the px, py and pz orbitals of the chalcogen atoms, and the dxy, dxz, dyz, dz²-r² and dx²-y² of the metal atoms. As the unit cell (MX2, represented in yellow in Fig.3 ) is composed of one metal atom and two chalcogen atoms, the initial basis is an 11x11 matrix (5 d orbitals + 2×3 p orbitals). In order to use the NEGF method, we need to describe the device as "layers", repeating along the transport direction, which forces us to use a bigger unit cell than the one used in the original TB model. This new unit cell is represented in red in Fig.3 . It contains 2 metal atoms and 4 chalcogen atoms, and therefore leads to a 22×22 basis. Because of this change of unit cell, and of the way the model was introduced in the original article [24, 30] , some adaptation work was required to create matrices describing the coupling between different orbitals based solely on the positions of the atoms they are associated with. From those matrices, 22×22 matrices describing the Hamiltonian of a single unit cell (Hn,m in Fig.3 ) and the coupling between this unit cell and an adjacent cell (Ti,j in Fig.3 ) are deduced. We only represent the coupling for half of the adjacent cells in order to preserve readability, but the coupling are symmetrical with respect to the original (n,m) unit cell, so that
† for instance. The matrices describing the orbital couplings and the creation of the 22×22 Hamiltonians are given in Appendix A. At a given [kx,ky] wave vector, the "layer" Hamiltonians can be calculated as follows:
. .
(1)
From those Hamiltonians, the total Hamiltonian of the device is calculated as
Fig. 2. (a)Band alignment of the five considered TMDs, both in their pristine form (left) and when the strain needed in the heterostructures is applied (right). The vacuum level is set to 0 eV. It is worth noting that under these stresses, the band gaps become indirect in the considered materials. (b)Highest VB and lowest CB in pristine form (line) and under strain (crosses) for MoTe2 (blue) and MoS2 (gold). When the strains are applied, the top of the MoTe2 VB is higher than the bottom of the MoS2 CB, which is ideal for TFET operation.
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This total Hamiltonian describes the 2D infinite TMD layer at a given wave vector. In the case of an in-plane heterojunction, the appropriate orbital couplings are used in each material, and the coupling at the interface is calculated as the average of the coupling parameters of the materials on either side of the interface. As an example, the (n+1,m) coupling at the interface is calculated as 
Quantum simulation method
In this work, we use the non-equilibrium Green's function (NEGF) [29, 30] method self-consistently coupled with 3D Poisson equation to compute ballistic electronic transport through the simulated devices. Once the aforementioned tightbinding Hamiltonians have been generated, they can be used to calculate the device's Green function, from which we can calculate physical quantities such as current, charge, local density of states (LDOS) … However, we use the Sancho-Rubio method [32] to calculate only the main diagonal and first sub-diagonal elements of the Green's function matrix, which are the only ones needed to obtain the physical quantities. This technique allows for an important reduction of the computational cost of those calculations, and is routinely used to simulate TFETs [31, 32] . As mentioned before, this NEGF method is self-consistently coupled with the solving of the 3D Poisson equation: an initial guess of the potential profile is used to calculate the device Hamiltonian, from which we can obtain the device's Green function. From this matrix, we can calculate the charge densities in the device, from which is then deduced an updated potential profile to be used as input for the calculation of the updated device's Green function. This loop is repeated until coherence is reached. Mean-free paths around 20 nm have been reported for MoS2 [35] , so, in the case of short devices, the ballistic approximation used here is expected to yield results comparable to those that would be obtained by including phonon scattering. Although the deformation potentials reported for TMDs are relatively small [36] [37] [38] , phonon scattering will undoubtedly slightly impact performance in the case of devices of length exceeding 20 nm, by increasing SS -due to a widening of the density of states-, and decreasing ON current.
Results and discussion
In the following discussion of the results we will often refer to a specific metric to describe the performance of the investigated TFETs: their sub-threshold swing (SS). This metric is expressed in mV/dec, and describes the increase in gate voltage needed to increase the current tenfold, which is why the lower the SS, the steeper the slope. The SS of a logic device therefore relates to the steepness of the slope of the I DS − V G characteristic at low V G . Due to their working mechanism and the Fermi-Dirac distribution they are bound to, MOSFETs physically cannot provide sub-threshold swings below 60 mV/dec. Because TFETs rely on BTBT, they have no theoretical limit for SS and can approach the behavior of an ideal switch: to be in a fully OFF state at a given V G , and in a fully ON state at an infinitesimally higher V G + δV G . This would allow for extremely fast and easy switching, requiring a minimal amount of energy. In this work, SS is calculated as the average swing between I DS = 10 −5 and 10 −2 µA/µm. The ON current, I ON , is defined as the current at a gate voltage V ON = V OFF + V DS , where V OFF is the gate voltage at which the value for the selected OFF current (in our case 10
µA/µm) is reached, and V DS is the drain bias applied to the device. The goal of the studied TFETs is therefore to provide the lowest SS and highest I ON I OFF ⁄ ratio possible. 
Pure WTe2 TFET
Before studying in-plane TMD heterojunctions, we simulated a pure WTe2 TFET so that it can be used as a point of reference and as comparison for the heterojunction based devices. We elected to use WTe2 because it has the lowest band gap out of the five considered TMDs (1.23 eV in the TB model used), and should therefore have the shortest depletion region in the ON state and, subsequently, should present the highest performances. The WTe2 TFET was studied at backgate voltages of V BG−S = −1.25V, V BG−D = −0.75V, at a supply voltage of V DS = 0.3V, and has a 17.75 nm long source, a 10.65 nm long drain, and a channel length ranging from 10 to 29 nm. The corresponding I DS − V G characteristics are shown in Fig. 4 (a) , in which the threshold voltage (V T ) was obtained via the linear approximation of the ON state current. These characteristics highlight the poor performance of this pure WTe2 device: the SS is higher than 60 mV/dec for all channel lengths considered, and low ON currents reaching only 10 −5 µA/µm for the 10 nm channel, and 10 −7 µA/µm for the longer ones. Fig. 4.(b) , which shows the highest VB and lowest CB in this device for several gate voltages at L ch = 21.3 nm, highlights the origin of these poor performances. Even at a high gate voltage of V G = 0.5V, the depletion region the carriers have to tunnel through is approximately 8 nm long, which is too high for any significant current to take place. While it is the lowest band gap out of the five TMDs, the 1.23 eV gap of WTe2 is too high and severely hampers the prospects of a pure WTe2 device.
It is worth noting that several other works on similar devices have reported better performances [16, 39, 40] , which can be attributed to the fact that, as mentioned in the presentation of the TB model, the 1.23 eV band gap calculated in this work is higher than routinely obtained DFT values, which usually underestimate the actual band gap [28] .
Comparison of all heterojunction TFETs
The in-plane heterojunctions investigated are MoSe2-MoS2, WSe2-MoS2, MoTe2-MoS2 and WTe2-MoS2. As a reminder, MoS2 is under a 4.2% tensile strain in the XSe2-MoS2 devices to reach = 3.32 Å; in the XTe2-MoS2 devices, MoS2 is under a 5.3% tensile strain, while WTe2 and MoTe2 are under a 5.6% compressive stress, in order to reach a common lattice parameter of = 3.35 Å. 
(b) (a)
For the sake of clarity, the lengths mentioned in this part are rounded off, so that they apply to all devices. Fig. 4 (a) shows the local density of states, as well as the highest VB and lowest CB for all devices in the ON state, at a gate voltage of V G = 0.4V, a supply voltage of V DS = 0.3V, and lengths of L S = L D = 17 nm and L ch = 27 nm. These LDOS figures give a clear picture of the depletion region the carriers have to tunnel through in the ON state, and highlights the benefits of the "broken gap" configuration found in the MoTe2-MoS2 and the WTe2-MoS2 devices: the depletion region is almost nonexistent in those devices, which explains their outstanding performance, shown in Fig. 5 (b) . This figure represents the I Ds − V G characteristics of the pure WTe2 and all heterojunction devices: the direct correlation between the length of the depletion region and the performance of the device is obvious; the XSe2-MoS2 devices show very low ON current and very high SS, due to their approximately 5 nm long depletion region. Out of those two, WSe2-MoS2 has the best performance, with a steeper slope in the OFF regime, and an ON current roughly 100 times higher than that of MoSe2-MoS2 TFET ; with that said, its ION/IOFF ratio (2 × 10 4 ) is too low to realistically envision logic applications. On the other hand, it is obvious from those characteristics that the XTe2-MoS2 devices are far more promising. They showcase an extremely steep slope in the OFF regime which leads to a < 5 mV/dec SS in both devices, and very high ON currents of roughly 10 3 µA/µm in the case of MoTe2-MoS2, and 2 × 10 3 µA/µm in the case of WTe2-MoS2. The band offsets, depletion region lengths, ION/IOFF ratios and SS for all four heterojunction devices are summarized in Table 2 . Due to their show extremely promising performance (very low SS and high ION/IOFF ratio), the MoTe2-MoS2 and WTe2-MoS2 devices need to be studied more fully. For the MoTe2-MoS2 system especially, we will investigate the influence of design parameters such as channel length and backgate voltages on the device performance. The study of the WTe2-MoS2 device leading to very similar results, it is mentioned but not fully detailed here.
Study of the MoTe2-MoS2 heterojunction TFET
We start by studying the scaling of this device with respect to channel length, and its influence on transport properties. I DS − V G characteristics for channel lengths ranging from 10 to 27 nm are shown in Fig. 5 (a) , while Fig. 5 (b) highlights the impact of channel length on SS and ON current in this device. The current characteristics show the high impact of channel length on the steepness of the slope in the OFF regime: due to increased electrostatic integrity in longer channels, SS decreases from 60 mV/dec in the case of a short 7.4 nm channel to approximately 3 mV/dec when channel length exceeds 20 nm. The current behaves similarly at high gate voltages no matter the channel length, contrary to V OFFthe gate voltage at which I D = I OFF = 10 −5 µA/µm-, which is highly impacted. Therefore the ON current, calculated at V ON = V OFF + V DS , increases with channel length until reaching a plateau around 10 3 µA/µm for channel lengths exceeding 17 nm. LDOS and current densities for the 20.1 nm channel device are shown in Fig. 5 (c) , and highlight the extremely low SS of this device. At V G = 0.375V, the device is in a fully OFF state, as evidenced by the LDOS "gap" at the interface between −0.04 and −0.06 eV, and by a current density 8 orders of magnitude lower than in the ON state. At V G = 0.45V however, the device is in a fully ON state and current flows freely from the source to the drain, as represented in the current density figure. 
As mentioned when we described the structure of the device investigated, we elected to use backgates to electrostatically control charge densities in the contacts instead of chemical doping. Those backgates therefore directly control the energy states in the contacts, and are expected to be an important tuning parameter in this device. We will now study the influence of the source and drain backgate voltages on the performance of the MoTe2-MoS2 device with L ch = 13.4 nm and V DS = 0.3V. Fig. 6 (a) shows the current characteristics for this device at V BG−D = 0.8V and several source backgate voltages ranging from 0.4V to 0.58V, and the inset highlights the influence of V BG−S on the device's ON current.
As we can see from the main figure, while V BG−S has no impact on SS, it highly controls the threshold voltage and therefore V ON . The inset clearly shows a somewhat parabolic influence of source backgate voltage on ON current, with an optimal voltage range from approximately 0.55V to 0.6V.
A similar study about the influence of drain backgate voltage was performed on the same device at a fixed V BG−S = 0.58V. As is shown in Fig. 7(b) , V BG−D also has a strong impact on the current characteristics of this device: SS decreases as we lower the drain backgate voltage, while the ON current increases to reach a maximum of approximately 9 × 10 2 µA/µm around V BG−D = 0.65V. However, by decreasing the drain backgate voltage further, the CB in the drain is pulled towards higher energies, reducing the width of the tunneling window and therefore the ON current. As is shown in Fig. 7 (c) , the drain CB actually rests higher than the source VB at V BG−D = 0.4V, which explains the absence of current. The optimal drain backgate voltage therefore depends on the applied source backgate voltage. We can conclude from this study that the optimal voltages to apply to the backgates to operate this in-plane MoTe2-MoS2 TFET at V DS = 0.3V are V BG−S = 0.58V and V BG−D = 0.64V. Fig. 7 shows the I DS − V DS characteristics of the 13.4 nm channel device at several gate voltages ranging from V G = 0.35V to V G = 0.6V. The current increases linearly with the applied gate voltage, and current saturation is reached around V DS = 0.2V; this indicates that the device can operate at its full capacity even at low drain biases, which makes its use for ultra-low power operation even greater. As presented, we were able to determine the optimal design parameters for this TFET in order to maximize its performance. By using a channel length of at least 20 nm and the aforementioned optimal backgate voltages, this device can yield a sub-threshold swing below 5 mV/dec and an I ON I OFF ⁄ ratio of 10 8 . Those performances are far greater than those reported in other 2D material heterojunction based TFETs [5, 12, 16, 39] . Although the results are not shown here, the same study was performed on the WTe2-MoS2 TFET and similar results were obtained: the influence of channel length on SS and ON current is the same, and the optimal backgate voltages at V DS = 0.3V for this device are found to be V BG−S = 0.85V and V BG−D = 0.65V. Under those conditions the WTe2-MoS2 TFET can yield SS below 5 mV/dec and ON currents beyond 2 × 10 8 µA/µm.
Conclusion
By means of an atomistic tight-binding approach and selfconsistent quantum simulations, we investigated several types of in-plane 2D material heterojunction based TFETs. Band alignment was highlighted as one of the most important parameters for TFET operation, and the influence of several design parameters on device performance was studied. Through careful selection of the materials system, channel length and backgate voltages, sub-threshold swings below 5 mV/dec and high I ON I OFF ⁄ ratios (> 10 8 ) were reported at a low drain bias of 0.3V. Those in-plane heterojunction TFETs are therefore ideal candidates for ultra-low power operation. 
